Patchwork Linux Error Detection and Correction

login
register
mail settings

Incoming patches

« Previous 1 2 3 4 5 6 7 8 9 10 ... 10 11 Next »
Filters: State = Action Required remove filter    |    Archived = No remove filter
Patch A/R/T Date Submitter Delegate State
[3/3] RAS/CEC: immediate soft-offline page when count_threshold == 1 - - - 2019-04-20 Borislav Petkov New
[v2,1/2] ras: fix an off-by-one error in __find_elem() - - - 2019-04-20 Borislav Petkov New
[tip:ras/core] RAS/CEC: Increment cec_entered under the mutex lock - - - 2019-04-20 tip-bot for Borislav Petkov New
[tip:ras/core] RAS/CEC: Increment cec_entered under the mutex lock - - - 2019-04-20 tip-bot for Borislav Petkov New
[3/3] RAS/CEC: immediate soft-offline page when count_threshold == 1 - - - 2019-04-18 WANG Chao New
[2/3] RAS/CEC: make ces_entered smp safe - - - 2019-04-18 WANG Chao New
[1/3] RAS/CEC: fix __find_elem - - - 2019-04-18 WANG Chao New
EDAC: Fix memory leak in creating CSROW object - - - 2019-04-18 Pan Bian New
[1/2] ras: fix an off-by-one error in __find_elem() - 1 - 2019-04-17 Luck, Tony New
[v2,2/2] ras: close the race condition with timer - - - 2019-04-16 Cong Wang New
[v2,1/2] ras: fix an off-by-one error in __find_elem() - - - 2019-04-16 Cong Wang New
[2/2] ras: close the race condition with timer - - - 2019-04-16 Cong Wang New
[1/2] ras: fix an off-by-one error in __find_elem() - - - 2019-04-16 Cong Wang New
[3/3] edac: sifive: Add EDAC platform driver for SiFive SoCs - - - 2019-04-15 Yash Shah New
[2/3] RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs - - - 2019-04-15 Yash Shah New
[1/3] RISC-V: Add DT documentation for SiFive L2 Cache Controller - - - 2019-04-15 Yash Shah New
[PATCHv1] drivers: edac: This patch fix the following checkpatch warning. - - - 2019-04-14 Mohan Kumar New
[v2,6/6] x86/MCE: Treat MCE bank as initialized if control bits set in hardware - - - 2019-04-11 Yazen Ghannam New
[v2,5/6] x86/MCE: Save MCA control bits that get set in hardware - - - 2019-04-11 Yazen Ghannam New
[v2,4/6] x86/MCE: Make number of MCA banks per_cpu - - - 2019-04-11 Yazen Ghannam New
[v2,3/6] x86/MCE/AMD: Don't cache block addresses on SMCA systems - - - 2019-04-11 Yazen Ghannam New
[v2,2/6] x86/MCE: Handle MCA controls in a per_cpu way - - - 2019-04-11 Yazen Ghannam New
[v2,1/6] x86/MCE: Make struct mce_banks[] static - - - 2019-04-11 Yazen Ghannam New
[RESEND,5/5] x86/MCE: Save MCA control bits that get set in hardware - - - 2019-04-08 Yazen Ghannam New
[RESEND,4/5] x86/MCE: Make number of MCA banks per_cpu - - - 2019-04-08 Yazen Ghannam New
[RESEND,3/5] x86/MCE/AMD: Don't cache block addresses on SMCA systems - - - 2019-04-08 Yazen Ghannam New
[RESEND,2/5] x86/MCE: Handle MCA controls in a per_cpu way - - - 2019-04-08 Yazen Ghannam New
[RESEND,1/5] x86/MCE: Make struct mce_banks[] static - - - 2019-04-08 Yazen Ghannam New
[5/5] x86/MCE: Save MCA control bits that get set in hardware - - - 2019-04-07 Yazen Ghannam New
[3/5] x86/MCE/AMD: Don't cache block addresses on SMCA systems - - - 2019-04-07 Yazen Ghannam New
[4/5] x86/MCE: Make number of MCA banks per_cpu - - - 2019-04-07 Yazen Ghannam New
[2/5] x86/MCE: Handle MCA controls in a per_cpu way - - - 2019-04-07 Yazen Ghannam New
[1/5] x86/MCE: Make struct mce_banks[] static - - - 2019-04-07 Yazen Ghannam New
rasdaemon: add support for AMD Scalable MCA - 1 - 2019-04-05 Namburu, Chandu-babu New
[RESEND,PATCHv3,3/3] arm64: dts: stratix10: Use new Stratix10 EDAC bindings 1 - - 2019-04-04 thor.thayer@linux.intel.com New
[RESEND,PATCHv3,2/3] Documentation: dt: edac: Add Stratix10 Peripheral bindings - 1 - 2019-04-04 thor.thayer@linux.intel.com New
[RESEND,PATCHv3,1/3] Documentation: dt: edac: Fix Stratix10 IRQ bindings 1 - - 2019-04-04 thor.thayer@linux.intel.com New
[2/5] x86: Convert some slow-path static_cpu_has() callers to boot_cpu_has() - 1 - 2019-03-30 Borislav Petkov New
[2/2] EDAC, altera: Use global Stratix10 SMC defines - 1 - 2019-03-29 thor.thayer@linux.intel.com New
[1/2] firmware: Intel: Add Stratix10 ECC DBE SMC call - 2 - 2019-03-29 thor.thayer@linux.intel.com New
[tip:ras/core] x86/mce: Handle varying MCA bank counts - - - 2019-03-27 tip-bot for Borislav Petkov New
[tip:ras/core] x86/mce: Fix machine_check_poll() tests for error types - - - 2019-03-27 tip-bot for Borislav Petkov New
[2/2] EDAC, altera: Initialize peripheral FIFOs in probe() - - - 2019-03-26 thor.thayer@linux.intel.com New
[1/2] EDAC, altera: Less Intrusive Error Injection - - - 2019-03-26 thor.thayer@linux.intel.com New
[tip:ras/core] MAINTAINERS: Fix file pattern for X86 MCE INFRASTRUCTURE - - - 2019-03-26 tip-bot for Borislav Petkov New
MAINTAINERS: Add entry for EDAC-I10NM - - - 2019-03-25 Luck, Tony New
MAINTAINERS: Fix file pattern for X86 MCE INFRASTRUCTURE - - - 2019-03-25 Luck, Tony New
MAINTAINERS: Update entry for EDAC-SKYLAKE - - - 2019-03-25 Luck, Tony New
EDAC/amd64: Use maximum channel count for the EDAC channel layer size - - - 2019-03-25 Yazen Ghannam New
x86/mce: Remove mce_report_event() - - - 2019-03-25 Borislav Petkov New
[v4,1/2] x86/MCE: Add function to allow filtering of MCA errors - - - 2019-03-25 Yazen Ghannam New
[v4,2/2] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models - - - 2019-03-25 Yazen Ghannam New
[PATCHv3,3/3] arm64: dts: stratix10: Use new Stratix10 EDAC bindings 1 - - 2019-03-25 thor.thayer@linux.intel.com New
[PATCHv3,2/3] Documentation: dt: edac: Add Stratix10 Peripheral bindings - 1 - 2019-03-25 thor.thayer@linux.intel.com New
[PATCHv3,1/3] Documentation: dt: edac: Fix Stratix10 IRQ bindings 1 - - 2019-03-25 thor.thayer@linux.intel.com New
EDAC, {skx|i10nm}_edac: Fix randconfig build error - - - 2019-03-22 Borislav Petkov New
[v3,3/3] x86/MCE: Group AMD function prototypes in <asm/mce.h> - - - 2019-03-22 Yazen Ghannam New
[v3,1/3] x86/MCE: Add function to allow filtering of MCA errors - - - 2019-03-22 Yazen Ghannam New
[v3,2/3] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models - - - 2019-03-22 Yazen Ghannam New
EDAC, {skx|i10nm}_edac: Fix randconfig build error - - - 2019-03-22 Arnd Bergmann New
EDAC, {skx|i10nm}_edac: Fix randconfig build error - - - 2019-03-21 Luck, Tony New
[v2,2/2] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models - - - 2019-03-21 Yazen Ghannam New
[v2,1/2] x86/MCE: Add function to allow filtering of MCA errors - - - 2019-03-21 Yazen Ghannam New
[v3] EDAC, mellanox: Add ECC support for BlueField DDR4 - - - 2019-03-21 Junhan Zhou New
[2/2] edac: sifive: Add EDAC driver for SiFive FU540-C000 chip - - - 2019-03-20 Yash Shah New
[1/2] edac: sifive: Add DT documentation for SiFive EDAC driver and subcomponent - - - 2019-03-20 Yash Shah New
[v2] EDAC, mellanox: Add ECC support for BlueField DDR4 - - - 2019-03-18 Junhan Zhou New
EDAC, {skx|i10nm}_edac: Fix randconfig build error - - - 2019-03-15 Arnd Bergmann New
EDAC, {skx|i10nm}_edac: Fix randconfig build error - - - 2019-03-15 Luck, Tony New
EDAC, {skx|i10nm}_edac: Fix randconfig build error - - - 2019-03-14 Luck, Tony New
EDAC, altera: Fix S10 Double Bit Error Notification - - - 2019-03-13 thor.thayer@linux.intel.com New
drivers/ras/debugfs.c - add missing #includes - - - 2019-03-12 Valdis.Kletnieks@vt.edu New
[2/2] sifive: edac: Add EDAC driver for Sifive l2 Cache Controller - - - 2019-03-12 Yash Shah New
[1/2] edac: sifive: Add DT documentation for SiFive L2 cache Controller - - - 2019-03-12 Yash Shah New
[2/2] x86/MCE/AMD, EDAC/mce_amd: Don't report L1 BTB MCA errors on some Family 17h models - - - 2019-03-07 Yazen Ghannam New
[1/2] x86/MCE/AMD: Export smca_get_bank_type() - - - 2019-03-07 Yazen Ghannam New
EDAC, {skx|i10nm}_edac: Fix randconfig build error - - - 2019-03-06 Luck, Tony New
EDAC: i10nm, skx: fix randconfig builds - - - 2019-03-05 Arnd Bergmann New
[v3,6/6] EDAC/amd64: Adjust printed Chip Select sizes when interleaved - - - 2019-02-28 Yazen Ghannam New
[v3,4/6] EDAC/amd64: Recognize x16 Symbol Size - - - 2019-02-28 Yazen Ghannam New
[v3,5/6] EDAC/amd64: Support more than two Controllers for Chip Select handling - - - 2019-02-28 Yazen Ghannam New
[v3,3/6] EDAC/amd64: Support more than two Unified Memory Controllers - - - 2019-02-28 Yazen Ghannam New
[v3,2/6] EDAC/amd64: Use a macro for iterating over Unified Memory Controllers - - - 2019-02-28 Yazen Ghannam New
[v3,1/6] EDAC/amd64: Add Family 17h Model 30h PCI IDs - - 1 2019-02-28 Yazen Ghannam New
[v1,1/1] EDAC, mellanox: Add ECC support for BlueField DDR4 - - - 2019-02-27 Junhan Zhou New
[PATCHv2,5/5] EDAC, altera: Remove Stratix10 Machine compatible check - - - 2019-02-27 thor.thayer@linux.intel.com New
[PATCHv2,4/5] arm64: dts: stratix10: Use new Stratix10 EDAC bindings - - - 2019-02-27 thor.thayer@linux.intel.com New
[PATCHv2,3/5] EDAC, altera: Skip DB IRQ for Stratix10 - - - 2019-02-27 thor.thayer@linux.intel.com New
[PATCHv2,2/5] Documentation: dt: edac: Add Stratix10 Peripheral bindings - - - 2019-02-27 thor.thayer@linux.intel.com New
[PATCHv2,1/5] Documentation: dt: edac: Fix Stratix10 IRQ bindings 1 - - 2019-02-27 thor.thayer@linux.intel.com New
[v2,6/6] EDAC/amd64: Adjust printed Chip Select sizes when interleaved - - - 2019-02-26 Yazen Ghannam New
[v2,5/6] EDAC/amd64: Support more than two Controllers for Chip Select handling - - - 2019-02-26 Yazen Ghannam New
[v2,4/6] EDAC/amd64: Recognize x16 Symbol Size - - - 2019-02-26 Yazen Ghannam New
[v2,3/6] EDAC/amd64: Use a macro for iterating over Unified Memory Controllers - - - 2019-02-26 Yazen Ghannam New
[v2,2/6] EDAC/amd64: Support more than two Unified Memory Controllers - - - 2019-02-26 Yazen Ghannam New
[v2,1/6] EDAC/amd64: Add Family 17h Model 30h PCI IDs - - - 2019-02-26 Yazen Ghannam New
[3/5] EDAC/amd64: Recognize x16 Symbol Size - - - 2019-02-26 Borislav Petkov New
[PATCHv2,2/2] ARM: socfpga_defconfig: enable EDAC by default - - - 2019-02-25 thor.thayer@linux.intel.com New
[PATCHv2,1/2] EDAC, altera: Add separate SDRAM EDAC config - - - 2019-02-25 thor.thayer@linux.intel.com New
[5/5] EDAC/amd64: Adjust printed Chip Select sizes when interleaved - - - 2019-02-19 Yazen Ghannam New
« Previous 1 2 3 4 5 6 7 8 9 10 ... 10 11 Next »